 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DM74LS390 Dual 4-Bit Decade Counter August 1986 Revised March 2000 DM74LS390 Dual 4-Bit Decade Counter General Description Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS390 incorporates dual divide-by-two and divideby-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The DM74LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals. Features s Dual version of the popular DM74LS90 s DM74LS390...individual clocks for A and B flip-flops provide dual / 2 and / 5 counters s Direct clear for each 4-bit counter s Dual 4-bit version can significantly improve system densities by reducing counter package count by 50% s Typical maximum count frequency...35 MHz s Buffered outputs reduce possibility of collector commutation Ordering Code: Order Number DM74LS390M DM74LS390N Package Number M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Connection Diagram (c) 2000 Fairchild Semiconductor Corporation DS006433 www.fairchildsemi.com DM74LS390 Function Tables BCD Count Sequence (Each Counter) (Note 1) Count 0 1 2 3 4 5 6 7 8 9 H = HIGH Level L = LOW Level Note 1: Output QA is connected to input B for BCD count. Note 2: Output QD is connected to input A for Bi-quinary count. Bi-Quinary (5-2) (Each Counter) (Note 2) Count 0 1 2 3 4 5 6 7 8 9 Outputs QA L L L L L H H H H H QD L L L L H L L L L H QC L L H H L L L H H L QB L H L H L L H L H L Outputs QD L L L L L L L L H H QC L L L L H H H H L L QB L L H H L L H H L L QA L H L H L H L H L H Logic Diagram www.fairchildsemi.com 2 DM74LS390 Absolute Maximum Ratings(Note 3) Supply Voltage Input Voltage Clear A or B Operating Free Air Temperature Range Storage Temperature Range 7V 5.5V 0C to +70C -65C to +150C 7V Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Recommended Operating Conditions Symbol VCC VIH VIL IOH IOL fCLK fCLK tW Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency (Note 4) Clock Frequency (Note 5) Pulse Width (Note 4) A to QA B to QB A to QA B to QB A B Clear HIGH tREL TA Clear Release Time (Note 6)(Note 7) Free Air Operating Temperature 0 0 0 0 20 25 20 25 0 70 ns C ns Parameter Min 4.75 2 0.8 -0.4 8 25 20 20 15 Nom 5 Max 5.25 Units V V V mA mA MHz MHz Note 4: CL = 15 pF, RL = 2 k, TA = 25C and VCC = 5V. Note 5: CL = 50 pF, RL = 2 k, TA = 25C and VCC = 5V. Note 6: The symbol () indicates the falling edge of the clear pulse is used for reference. Note 7: TA = 25C and VCC = 5V. Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage II Input Current @ Max Input Voltage IIH HIGH Level Input Current IIL LOW Level Input Current IOS ICC Short Circuit Output Current Supply Current VCC = Max (Note 9) VCC = Max (Note 10) Conditions VCC = Min, II = -18 mA VCC = Min, IOH = Max VIL = Max, VIH = Min VCC = Min, IOL = Max VIL = Max, VIH = Min IOL = 4 mA, VCC = Min VCC = Max, VI = 7V VCC = Max VI = 5.5V VCC = Max VI = 2.7V VCC = Max, VI = 0.4V Clear A B Clear A B Clear A B -20 15 2.7 3.4 0.35 0.25 0.5 0.4 0.1 0.2 0.4 20 40 80 -0.4 -1.6 -2.4 -100 26 mA mA mA A mA Min Typ (Note 8) Max -1.5 Units V V V Note 8: All typicals are at VCC = 5V, TA = 25C. Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 10: ICC is measured with all outputs OPEN, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded. 3 www.fairchildsemi.com DM74LS390 Switching Characteristics at VCC = 5V and TA = 25C RL = 2 k Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time HIGH-to-LOW Level Output From (Input) To (Output) A to QA B to QB A to QA A to QA A to QC A to QC B to QB B to QB B to QC B to QC B to QD B to QD Clear to Any Q CL = 15 pF Min 25 20 20 20 60 60 21 21 39 39 21 21 39 Max CL = 50 pF Min 20 15 24 30 81 81 27 33 51 54 27 33 45 Max MHz ns ns ns ns ns ns ns ns ns ns ns Units www.fairchildsemi.com 4 DM74LS390 Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A 5 www.fairchildsemi.com DM74LS390 Dual 4-Bit Decade Counter 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com |
Price & Availability of DM74LS390
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |